Overview

Design of Low-Voltage Low-Power CMOS Delta-Sigma A/D Converters investigates the feasibility of designing Delta-Sigma Analog to Digital Converters for very low supply voltage (lower than 1.5V) and low power operation in standard CMOS processes. The chosen technique of implementation is the Switched Opamp Technique which provides Switched Capacitor operation at low supply voltage without the need to apply voltage multipliers or low VtMOST devices. A method of implementing the classic single loop and cascaded Delta-Sigma modulator topologies with half delay integrators is presented. Those topologies are studied in order to find the parameters that maximise the performance in terms of peak SNR. Based on a linear model, the performance degradations of higher order single loop and cascaded modulators, compared to a hypothetical ideal modulator, are quantified. An overview of low voltage Switched Capacitor design techniques, such as the use of voltage multipliers, low VtMOST devices and the Switched Opamp Technique, is given. An in-depth discussion of the present status of the Switched Opamp Technique covers the single-ended Original Switched Opamp Technique, the Modified Switched Opamp Technique, which allows lower supply voltage operation, and differential implementation including common mode control techniques. The restrictions imposed on the analog circuits by low supply voltage operation are investigated. Several low voltage circuit building blocks, some of which are new, are discussed. A new low voltage class AB OTA, especially suited for differential Switched Opamp applications, together with a common mode feedback amplifier and a comparator are presented and analyzed. As part of a systematic top-down design approach, the non-ideal charge transfer of the Switched Opamp integrator cell is modeled, based upon several models of the main opamp non-ideal characteristics. Behavioral simulations carried out with these models yield the required opamp specifications that ensure that the intended performance is met in an implementation. A power consumption analysis is performed. The influence of all design parameters, especially the low power supply voltage, is highlighted. Design guidelines towards low power operation are distilled. Two implementations are presented together with measurement results. The first one is a single-ended implementation of a Delta-Sigma ADC operating with 1.5V supply voltage and consuming 100 mW for a 74 dB dynamic range in a 3.4 kHz bandwidth. The second implementation is differential and operates with 900 mV. It achieves 77 dB dynamic range in 16 kHz bandwidth and consumes 40 mW. Design of Low-Voltage Low-Power CMOS Delta-Sigma A/D Converters is essential reading for analog design engineers and researchers.

Full Product Details

Author:   Vincenzo Peluso ,  Michiel Steyaert ,  Willy M.C. Sansen
Publisher:   Springer-Verlag New York Inc.
Imprint:   Springer-Verlag New York Inc.
Edition:   Softcover reprint of hardcover 1st ed. 1999
Volume:   493
Dimensions:   Width: 15.50cm , Height: 1.00cm , Length: 23.50cm
Weight:   0.454kg
ISBN:  

9781441950741

ISBN 10:   1441950745
Pages:   174
Publication Date:   08 December 2010
Audience:   Professional and scholarly ,  Professional & Vocational
Format:   Paperback
Publisher's Status:   Active
Availability:   Out of stock  
The supplier is temporarily out of stock of this item. It will be ordered for you on backorder and shipped when it becomes available.

Table of Contents

1. Introduction.- 2. ?? Modulator Topologies.- 3. The Switched Opamp Technique.- 4. Low Voltage Circuit Design.- 5. Design and Power Considerations.- 6. Implementations.- 7. Final Discussion.- Appendices.- A— Calculations for Chapter 3.- A.1 Efficiency Calculation of the Dickson Multiplier.- A.4 Calculation of the Modified Switched Opamp Integrator Transfer Function.- B— Calculations for Chapter 4.- B.1 Noise Analysis of Low Voltage Current Mirror.- B.2 Noise Analysis of New Input Stage.- B.3 Derivation of Trifferential Stage Branch Currents.- C— Settling Analysis.- C.1 Pole-Zero Pair with Frequency Lower than Gain-Bandwidth.- C.2 Pole-Zero Pair with Frequency higher than Gain-Bandwidth.- C.3 Pole-Zero Doublet at frequency higher than Gain-Bandwidth.- C.4 Two Complex Poles and a Zero.- C.5 General Conclusions.- References.

Reviews

Author Information

Tab Content 6

Author Website:  

Customer Reviews

Recent Reviews

No review item found!

Add your own review!

Countries Available

All regions