Constructive Side-Channel Analysis and Secure Design: 15th International Workshop, COSADE 2024, Gardanne, France, April 9–10, 2024, Proceedings

Author:   Naofumi Homma ,  Romain Wacquez
Publisher:   Springer International Publishing AG
Edition:   1st ed. 2024
Volume:   14595
ISBN:  

9783031575426


Pages:   282
Publication Date:   17 April 2024
Format:   Paperback
Availability:   In Print   Availability explained
This item will be ordered in for you from one of our suppliers. Upon receipt, we will promptly dispatch it out to you. For in store availability, please contact us.

Our Price $171.57 Quantity:  
Add to Cart

Share |

Constructive Side-Channel Analysis and Secure Design: 15th International Workshop, COSADE 2024, Gardanne, France, April 9–10, 2024, Proceedings


Add your own review!

Overview

This book constitutes the refereed proceedings of the 15th International Workshop on Constructive Side-Channel Analysis and Secure Design, COSADE 2024, held in  Gardanne, France, during April 9–10, 2024.  The 14 full papers included in this book were carefully reviewed and selected from 42 submissions. They were organized in topical sections as follows: Analyses and Tools; Attack Methods; Deep-Learning-Based Side-Channel Attacks; PUF/RNG; and Cryptographic Implementations.

Full Product Details

Author:   Naofumi Homma ,  Romain Wacquez
Publisher:   Springer International Publishing AG
Imprint:   Springer International Publishing AG
Edition:   1st ed. 2024
Volume:   14595
ISBN:  

9783031575426


ISBN 10:   3031575423
Pages:   282
Publication Date:   17 April 2024
Audience:   Professional and scholarly ,  Professional & Vocational
Format:   Paperback
Publisher's Status:   Active
Availability:   In Print   Availability explained
This item will be ordered in for you from one of our suppliers. Upon receipt, we will promptly dispatch it out to you. For in store availability, please contact us.

Table of Contents

​Analyses and Tools.- Characterizing and Modeling Synchronous Clock-Glitch Fault Injection.-  On-chip evaluation of voltage drops and fault occurrence induced by Si backside EM injection.- EFFLUX-F2: A high performance hardware security evaluation board.- Attack Methods.- Practical Improvements to Statistical Ineffective Fault Attacks.- CAPABARA: A Combined Attack on CAPA.- Deep-Learning-Based Side-Channel Attacks.- Exploring Multi-Task Learning in the Context of Masked AES Implementations.- The Need for MORE: Unsupervised Side-channel Analysis with Single Network Training and Multi-output Regression.-  Towards Private Deep Learning-Based Side-Channel Analysis using Homomorphic Encryption.- PUF/RNG.- Leakage Sources of the ICLooPUF: Analysis of a Side-Channel Protected Oscillator-Based PUF.- Impact of Process Mismatch and Device Aging on SR-Latch Based True Random Number Generators.- Lightweight Leakage-Resilient PRNG from TBCs using Superposition.- Cryptographic Implementations.- The Impact of Hash Primitives and Communication Overhead for Hardware-Accelerated SPHINCS+.-  HaMAYO: A Fault-Tolerant Reconfigurable Hardware Implementation of the MAYO Signature Scheme.-  Combining Loop Shuffling and Code Polymorphism for Enhanced AES Side-Channel Security.

Reviews

Author Information

Tab Content 6

Author Website:  

Customer Reviews

Recent Reviews

No review item found!

Add your own review!

Countries Available

All regions
Latest Reading Guide

wl

Shopping Cart
Your cart is empty
Shopping cart
Mailing List