VLSI Test Principles and Architectures: Design for Testability

Author:   Laung-Terng Wang (SynTest Technologies, Inc., Sunnyvale, CA, USA) ,  Cheng-Wen Wu (National Tsing Hua University, Hsinchu, Taiwan.) ,  Xiaoqing Wen (Kyushu Institute of Technology, Fukuoka, Japan.) ,  Khader S. Abdel-Hafez (SynTest Technologies, Inc.)
Publisher:   Elsevier Science & Technology
ISBN:  

9780123705976


Pages:   808
Publication Date:   14 August 2006
Format:   Hardback
Availability:   Out of stock   Availability explained
The supplier is temporarily out of stock of this item. It will be ordered for you on backorder and shipped when it becomes available.

Our Price $205.79 Quantity:  
Add to Cart

Share |

VLSI Test Principles and Architectures: Design for Testability


Add your own review!

Overview

This book is a comprehensive guide to new DFT methods that will show the readers how to design a testable and quality product, drive down test cost, improve product quality and yield, and speed up time-to-market and time-to-volume.

Full Product Details

Author:   Laung-Terng Wang (SynTest Technologies, Inc., Sunnyvale, CA, USA) ,  Cheng-Wen Wu (National Tsing Hua University, Hsinchu, Taiwan.) ,  Xiaoqing Wen (Kyushu Institute of Technology, Fukuoka, Japan.) ,  Khader S. Abdel-Hafez (SynTest Technologies, Inc.)
Publisher:   Elsevier Science & Technology
Imprint:   Morgan Kaufmann Publishers In
Dimensions:   Width: 19.10cm , Height: 5.20cm , Length: 23.50cm
Weight:   1.770kg
ISBN:  

9780123705976


ISBN 10:   0123705975
Pages:   808
Publication Date:   14 August 2006
Audience:   Professional and scholarly ,  Professional & Vocational
Format:   Hardback
Publisher's Status:   Active
Availability:   Out of stock   Availability explained
The supplier is temporarily out of stock of this item. It will be ordered for you on backorder and shipped when it becomes available.

Table of Contents

Chapter 1 – Introduction Chapter 2 – Design for Testability Chapter 3 – Logic and Fault Simulation Chapter 4 – Test Generation Chapter 5 – Logic Built-In Self-Test Chapter 6 – Test Compression Chapter 7 – Logic Diagnosis Chapter 8 – Memory Testing and Built-In Self-Test Chapter 9 – Memory Diagnosis and Built-In Self-Repair Chapter 10 – Boundary Scan and Core-Based Testing Chapter 11 – Analog and Mixed-Signal Testing Chapter 12 – Test Technology Trends in the Nanometer Age

Reviews

In the era of large systems embedded in a single system-on-chip (SOC) and fabricated continuously shrinking technologies, it is important to ensure correct behavior of the whole system. Electronic design and test engineers of today have to deal with these complex and heterogeneous systems (digital, mixed-signal, memory), but few have the possibility to study the whole field in a detailed and deep way. This book provides an extremely broad knowledge of the discipline, covering the fundamentals in detail, as well as the most recent and advanced concepts. Michel Renovell, Laboratoire d'Informatique, de Robotique et de Microelectronique de Montpellier (LIRMM), Montpellier, France This book combines in a unique way insight into industry practices commonly found in commercial DFT tools but not discussed in textbooks, and a sound treatment of the future fundamentals. The comprehensive review of future test technology trends, including self-repair, soft error protection, MEMS testing, and RF testing, leads students and researchers to advanced DFT research. Hans-Joachim Wunderlich, University of Stuttgart, Germany Recent advances in semiconductor manufacturing have made design for testability (DFT) an essential part of nanometer designs. I am pleased to find a DFT textbook of this comprehensiveness that can serve both academic and professional needs. Andre Ivanov, University of British Columbia, Canada This is the most recent book covering all aspects of digital systems testing. It is a must read for anyone focused on learning modern test issues, test research, and test practices. Kewal K. Saluja, University of Wisconsin-Madison By covering the basic DFT theory and methodology on digital, memory, as well as analog and mixed-signal (AMS) testing, this book stands out as one best reference book that equips practitioners with testable SOC design skills. Yihe Sun, Tsinghua University, Beijing, China


In the era of large systems embedded in a single system-on-chip (SOC) and fabricated continuously shrinking technologies, it is important to ensure correct behavior of the whole system. Electronic design and test engineers of today have to deal with these complex and heterogeneous systems (digital, mixed-signal, memory), but few have the possibility to study the whole field in a detailed and deep way. This book provides an extremely broad knowledge of the discipline, covering the fundamentals in detail, as well as the most recent and advanced concepts. Michel Renovell, Laboratoire d'Informatique, de Robotique et de Microelectronique de Montpellier (LIRMM), Montpellier, France This book combines in a unique way insight into industry practices commonly found in commercial DFT tools but not discussed in textbooks, and a sound treatment of the future fundamentals. The comprehensive review of future test technology trends, including self-repair, soft error protection, MEMS testing, and RF testing, leads students and researchers to advanced DFT research. Hans-Joachim Wunderlich, University of Stuttgart, Germany Recent advances in semiconductor manufacturing have made design for testability (DFT) an essential part of nanometer designs. I am pleased to find a DFT textbook of this comprehensiveness that can serve both academic and professional needs. Andre Ivanov, University of British Columbia, Canada This is the most recent book covering all aspects of digital systems testing. It is a must read for anyone focused on learning modern test issues, test research, and test practices. Kewal K. Saluja, University of Wisconsin-Madison By covering the basic DFT theory and methodology on digital, memory, as well as analog and mixed-signal (AMS) testing, this book stands out as one best reference book that equips practitioners with testable SOC design skills. Yihe Sun, Tsinghua University, Beijing, China


Author Information

Laung-Terng Wang, Ph.D., is founder, chairman, and chief executive officer of SynTest Technologies, CA. He received his EE Ph.D. degree from Stanford University. A Fellow of the IEEE, he holds 18 U.S. Patents and 12 European Patents, and has co-authored/co-edited two internationally used DFT textbooks- VLSI Test Principles and Architectures (2006) and System-on-Chip Test Architectures (2007). Kwang-Ting (Tim) Cheng, Ph.D., is a Professor and Chair of the Electrical and Computer Engineering Department at the University of California, Berkeley. A Fellow of the IEEE, he has published over 300 technical papers, co-authored three books, and holds 11 U.S. Patents.

Tab Content 6

Author Website:  

Customer Reviews

Recent Reviews

No review item found!

Add your own review!

Countries Available

All regions
Latest Reading Guide

lgn

al

Shopping Cart
Your cart is empty
Shopping cart
Mailing List