Free Delivery Over $100
|
|
|||
|
||||
OverviewDesign and optimization of integrated circuits are essential to the creation of new semiconductor chips, and physical optimizations are becoming more prominent as a result of semiconductor scaling. Modern chip design has become so complex that it is largely performed by specialized software, which is frequently updated to address advances in semiconductor technologies and increased problem complexities. A user of such software needs a high-level understanding of the underlying mathematical models and algorithms. On the other hand, a developer of such software must have a keen understanding of computer science aspects, including algorithmic performance bottlenecks and how various algorithms operate and interact. ""VLSI Physical Design: From Graph Partitioning to Timing Closure"" introduces and compares algorithms that are used during the physical design phase of integrated-circuit design, wherein a geometric chip layout is produced starting from an abstract circuit design. The emphasis is on essential and fundamental techniques, ranging from hypergraph partitioning and circuit placement to timing closure. Full Product DetailsAuthor: Andrew B. Kahng , Jens Lienig , Igor L. Markov , Jin HuPublisher: Springer Imprint: Springer Edition: 2011 ed. Dimensions: Width: 16.00cm , Height: 1.90cm , Length: 24.00cm Weight: 1.390kg ISBN: 9789048195909ISBN 10: 904819590 Pages: 310 Publication Date: 09 February 2011 Audience: Professional and scholarly , Professional & Vocational Replaced By: 9783030964146 Format: Hardback Publisher's Status: Out of Print Availability: In Print  Limited stock is available. It will be ordered for you and shipped pending supplier's limited stock. Language: English Table of Contents1 Introduction. 1.1 Electronic Design Automation (EDA). 1.2 VLSI Design Flow. 1.3 VLSI Design Styles. 1.4 Layout Layers and Design Rules. 1.5 Physical Design Optimizations. 1.6 Algorithms and Complexity. 1.7 Graph Theory Terminology. 1.8 Common EDA Terminology. 2 Netlist and System Partitioning. 2.1 Introduction. 2.2 Terminology. 2.3 Optimization Goals. 2.4 Partitioning Algorithms. 2.5 A Framework for Multilevel Partitioning. 2.6 System Partitioning onto Multiple FPGAs. Chapter 2 Exercises. 3 Chip Planning. 3.1 Introduction to Floorplanning. 3.2 Optimization Goals in Floorplanning. 3.3 Terminology. 3.4 Floorplan Representations. 3.5 Floorplanning Algorithms. 3.6 Pin Assignment. 3.7 Power and Ground Routing. Chapter 3 Exercises. 4 Global and Detailed Placement. 4.1 Introduction. 4.2 Optimization Objectives. 4.3 Global Placement. 4.4 Legalization and Detailed Placement. Chapter 4 Exercises. 5 Global Routing. 5.1 Introduction. 5.2 Terminology and Definitions. 5.3 Optimization Goals. 5.4 Representations of Routing Regions. 5.5 The Global Routing Flow. 5.6 Single-Net Routing. 5.7 Full-Netlist Routing. 5.8 Modern Global Routing. Chapter 5 Exercises. 6 Detailed Routing. 6.1 Terminology. 6.2 Horizontal and Vertical Constraint Graphs. 6.3 Channel Routing Algorithms. 6.4 Switchbox Routing. 6.5 Over-the-Cell Routing Algorithms. 6.6 Modern Challenges in Detailed Routing. Chapter 6 Exercises. 7 Specialized Routing. 7.1 Introduction to Area Routing. 7.2 Net Ordering in Area Routing. 7.3 Non-Manhattan Routing. 7.4 Basic Concepts in Clock Networks. 7.5 Modern Clock Tree Synthesis. Chapter 7 Exercises. 8 Timing Closure. 8.1 Introduction. 8.2 Timing Analysis and Performance Constraints. 8.3 Timing-Driven Placement. 8.4 Timing-Driven Routing. 8.5 Physical Synthesis. 8.6 Performance-Driven Design Flow. 8.7 Conclusions. Chapter 8 Exercises. A Solutions to Chapter Exercises. B Example CMOS Cell Layouts.ReviewsThis book covers the basic algorithms underlying all physical design steps and also shows how they are applied to current instances of the design problems. It will serve the EDA and design community well. It will be a foundational text and reference for the next generation of professionals who will be called on to continue the advancement of our chip design tools. Dr. Leon Stok, Vice President, Electronic Design Automation, IBM Corp--------A clear sign of when a field matures is the availability of a widely accepted textbook. Finally, there is a well-balanced textbook that introduces the key components of a layout synthesis flow with sufficient depth and an eye for the context in which they are used.It lucidly presents what any maker of chip design tools should have as a core foundation.Prof. Ralph H.J.M. Otten, Technical University of Eindhoven-------This is the book I wish I had when I taught EDA in the past, and the one I'm using from now on.Dr. Lou K. Scheffer, Howard Hughes Medical Institute-------The entire field of electronic design automation owes the authors a great debt for providing a single coherent source on physical design that is clear and tutorial in nature, while providing details on key state-of-the-art topics such as timing closure.Prof. Kurt Keutzer, University of California, Berkeley-------I would happily use this book when teaching Physical Design.I know of no other work that's as comprehensive and up-to-date, with algorithmic focus and clear pseudocode for the key algorithms.The book is beautifully designed!Prof. John P. Hayes, University of Michigan-------An excellent balance of the basics and more advanced concepts, presented by top experts in the field.Prof. Sachin Sapatnekar, University of Minnesota This book covers the basic algorithms underlying all physical design steps and also shows how they are applied to current instances of the design problems. It will serve the EDA and design community well. It will be a foundational text and reference for the next generation of professionals who will be called on to continue the advancement of our chip design tools. Dr. Leon Stok, Vice President, Electronic Design Automation, IBM Corp -------- A clear sign of when a field matures is the availability of a widely accepted textbook. Finally, there is a well-balanced textbook that introduces the key components of a layout synthesis flow with sufficient depth and an eye for the context in which they are used. It lucidly presents what any maker of chip design tools should have as a core foundation. Prof. Ralph H.J.M. Otten, Technical University of Eindhoven ------- This is the book I wish I had when I taught EDA in the past, and the one I'm using from now on. Dr. Louis K. Scheffer, Howard Hughes Medical Institute ------- I would happily use this book when teaching Physical Design. I know of no other work that's as comprehensive and up-to-date, with algorithmic focus and clear pseudocode for the key algorithms. The book is beautifully designed! Prof. John P. Hayes, University of Michigan ------- The entire field of electronic design automation owes the authors a great debt for providing a single coherent source on physical design that is clear and tutorial in nature, while providing details on key state-of-the-art topics such as timing closure. Prof. Kurt Keutzer, University of California, Berkeley ------- An excellent balance of the basics and more advanced concepts, presented by top experts in the field. Prof. Sachin Sapatnekar, University of Minnesota This book covers the basic algorithms underlying all physical design steps and also shows how they are applied to current instances of the design problems. It will serve the EDA and design community well. It will be a foundational text and reference for the next generation of professionals who will be called on to continue the advancement of our chip design tools. Dr. Leon Stok, Vice President, Electronic Design Automation, IBM Corp--------A clear sign of when a field matures is the availability of a widely accepted textbook. Finally, there is a well-balanced textbook that introduces the key components of a layout synthesis flow with sufficient depth and an eye for the context in which they are used.It lucidly presents what any maker of chip design tools should have as a core foundation.Prof. Ralph H.J.M. Otten, Technical University of Eindhoven-------This is the book I wish I had when I taught EDA in the past, and the one I'm using from now on.Dr. Louis K. Scheffer, Howard Hughes Medical Institute-------I would happily use this book when teaching Physical Design.I know of no other work that's as comprehensive and up-to-date, with algorithmic focus and clear pseudocode for the key algorithms.The book is beautifully designed!Prof. John P. Hayes, University of Michigan-------The entire field of electronic design automation owes the authors a great debt for providing a single coherent source on physical design that is clear and tutorial in nature, while providing details on key state-of-the-art topics such as timing closure.Prof. Kurt Keutzer, University of California, Berkeley-------An excellent balance of the basics and more advanced concepts, presented by top experts in the field.Prof. Sachin Sapatnekar, University of Minnesota Author InformationAndrew B. Kahng is Professor of CSE and ECE at UC San Diego, where he holds the endowed chair in High-Performance Computing. He has served as visiting scientist at Cadence (1995-1997) and as founder, chairman and CTO at Blaze DFM (2004-2006). Jens Lienig is Professor of Electrical Engineering at TU Dresden. He is also the director of the Institute of Electromechanical and Electronic Design at TUD. He has worked as project manager at Tanner Research, Inc. (1996-1999) and Robert Bosch GmbH (1999-2002). Igor L. Markov is a Professor of Electrical Engineering and Computer Science at the University of Michigan. He has worked at Google (2014-2017) and has been with Facebook since 2018. Jin Hu was a PhD student at the Computer Science and Engineering (CSE) Division at the University of Michigan. Afterwards, she has been with IBM Corp. (2013-2017) and Bloomberg L.P. Tab Content 6Author Website:Countries AvailableAll regions |
||||
