|
|
|||
|
||||
OverviewFull Product DetailsAuthor: Tomasz Wojcicki (Sidense Corporation, Ottawa, Ontario, Canada) , Krzysztof Iniewski (Emerging Technologies CMOS Inc., British Columbia, Canada)Publisher: Taylor & Francis Inc Imprint: CRC Press Inc Volume: 34 Dimensions: Width: 15.60cm , Height: 2.80cm , Length: 23.40cm Weight: 0.748kg ISBN: 9781466599093ISBN 10: 146659909 Pages: 486 Publication Date: 24 October 2014 Audience: General/trade , College/higher education , Professional and scholarly , General , Tertiary & Higher Education Format: Hardback Publisher's Status: Active Availability: In Print This item will be ordered in for you from one of our suppliers. Upon receipt, we will promptly dispatch it out to you. For in store availability, please contact us. Table of ContentsIntegration of Graphics Processing Cores with Microprocessors. Arithmetic Implemented with Semiconductor Quantum-Dot Cellular Automata. Novel Capacitor-Less A2RAM Memory Cells for Beyond 22-nm Nodes. Four-State Hybrid Spintronics–Straintronics: Extremely Low-Power Information Processing with Multiferroic Nanomagnets Possessing Biaxial Anisotropy. Improvement and Applications of Large-Area Flexible Electronics with Organic Transistors. Soft-Error Mitigation Approaches for High-Performance Processor Memories. Design Space Exploration of Wavelength-Routed Optical Networks-on-Chip Topologies for 3D Stacked Multi- and Many-Core Processors. Quest for Energy Efficiency in Digital Signal Processing: Architectures, Algorithms, and Systems. Nanoelectromechanical Relays: An Energy Efficient Alternative in Logic Design. High-Performance and Customizable Bioinformatic and Biomedical Very-Large-Scale-Integration Architectures. Basics, Applications, and Design of Reversible Circuits. Three-Dimensional Spintronics. Soft-Error-Aware Power Optimization Using Dynamic Threshold. Future of Asynchronous Logic. Memristor-CMOS-Hybrid Synaptic Devices Exhibiting Spike-Timing-Dependent Plasticity. Very-Large-Scale Integration Implementations of Cryptographic Algorithms. Dynamic Intrinsic Chip ID for Hardware Security. Ultra-Low-Power Audio Communication System for Full Implantable Cochlear Implant Application. Heterogeneous Memory Design. Soft Error Resilient Circuit Design.ReviewsAuthor InformationTomasz Wojcicki is currently vice president of engineering and customer engineering support at Sidense Corporation, Ottawa, Ontario, Canada. He previously worked at the Institute of Electron Technology, Warsaw, Poland, and at MOSAID Technologies, Inc., Ottawa, Ontario, Canada (now Conversant Intellectual Property Management). At MOSAID, he was instrumental in growing the company’s design services into a multimillion-dollar business, and served as a director responsible for the development of a family of classification products based on dynamic and static content-addressable memories. He holds an MSEE from Warsaw Technical University, Poland, as well as six patents, and has authored and coauthored several publications. Tab Content 6Author Website:Countries AvailableAll regions |