Transient-Induced Latchup in CMOS Integrated Circuits

Author:   Ming-Dou Ker ,  Sheng-Fu Hsu
Publisher:   Wiley-IEEE Press
ISBN:  

9781282382183


Pages:   249
Publication Date:   01 January 2009
Format:   Electronic book text
Availability:   In stock   Availability explained
We have confirmation that this item is in stock with the supplier. It will be ordered in for you and dispatched immediately.

Our Price $401.28 Quantity:  
Add to Cart

Share |

Transient-Induced Latchup in CMOS Integrated Circuits


Add your own review!

Overview

The book all semiconductor device engineers must read to gain a practical feel for latchup-induced failure to produce lower-cost and higher-density chips. Transient-Induced Latchup in CMOS Integrated Circuits equips the practicing engineer with all the tools needed to address this regularly occurring problem while becoming more proficient at IC layout. Ker and Hsu introduce the phenomenon and basic physical mechanism of latchup, explaining the critical issues that have resurfaced for CMOS technologies. Once readers can gain an understanding of the standard practices for TLU, Ker and Hsu discuss the physical mechanism of TLU under a system-level ESD test, while introducing an efficient component-level TLU measurement setup. The authors then present experimental methodologies to extract safe and area-efficient compact layout rules for latchup prevention, including layout rules for I/O cells, internal circuits, and between I/O and internal circuits. The book concludes with an appendix giving a practical example of extracting layout rules and guidelines for latchup prevention in a 0.18-micrometer 1.8V/3.3V silicided CMOS process.Presents real cases and solutions that occur in commercial CMOS IC chipsEquips engineers with the skills to conserve chip layout area and decrease time-to-marketWritten by experts with real-world experience in circuit design and failure analysisDistilled from numerous courses taught by the authors in IC design houses worldwideThe only book to introduce TLU under system-level ESD and EFT tests This book is essential for practicing engineers involved in IC design, IC design management, system and application design, reliability, and failure analysis. Undergraduate and postgraduate students, specializing in CMOS circuit design and layout, will find this book to be a valuable introduction to real-world industry problems and a key reference during the course of their careers.

Full Product Details

Author:   Ming-Dou Ker ,  Sheng-Fu Hsu
Publisher:   Wiley-IEEE Press
Imprint:   Wiley-IEEE Press
ISBN:  

9781282382183


ISBN 10:   1282382187
Pages:   249
Publication Date:   01 January 2009
Audience:   General/trade ,  General
Format:   Electronic book text
Publisher's Status:   Active
Availability:   In stock   Availability explained
We have confirmation that this item is in stock with the supplier. It will be ordered in for you and dispatched immediately.

Table of Contents

Reviews

Author Information

Tab Content 6

Author Website:  

Customer Reviews

Recent Reviews

No review item found!

Add your own review!

Countries Available

All regions
Latest Reading Guide

lgn

al

Shopping Cart
Your cart is empty
Shopping cart
Mailing List