|
|
|||
|
||||
OverviewXV From the Old to the New xvii Acknowledgments xx| Verilog A Tutorial Introduction Getting Started 2 A Structural Description 2 Simulating the binaryToESeg Driver 4 Creating Ports For the Module 7 Creating a Testbench For a Module 8 Behavioral Modeling of Combinational Circuits 11 Procedural Models 12 Rules for Synthesizing Combinational Circuits 13 Procedural Modeling of Clocked Sequential Circuits 14 Modeling Finite State Machines 15 Rules for Synthesizing Sequential Systems 18 Non-Blocking Assignment ("" Full Product DetailsAuthor: Donald Thomas , Philip MoorbyPublisher: Springer-Verlag New York Inc. Imprint: Springer-Verlag New York Inc. Edition: 5th ed. 2002 Dimensions: Width: 15.50cm , Height: 2.10cm , Length: 23.50cm Weight: 1.260kg ISBN: 9780387849300ISBN 10: 0387849300 Pages: 386 Publication Date: 08 October 2008 Audience: Professional and scholarly , Professional & Vocational Format: Paperback Publisher's Status: Active Availability: In Print This item will be ordered in for you from one of our suppliers. Upon receipt, we will promptly dispatch it out to you. For in store availability, please contact us. Table of ContentsVerilog – A Tutorial Introduction.- Logic Synthesis.- Behavioral Modeling.- Concurrent Processes.- Module Hierarchy.- Logic Level Modeling.- Cycle-Accurate Specification.- Advanced Timing.- User-Defined Primitives.- Switch Level Modeling.- Projects.ReviewsAuthor InformationTab Content 6Author Website:Countries AvailableAll regions |