Secured Hardware Accelerators for DSP and Image Processing Applications

Author:   Anirban Sengupta (Associate Professor, Indian Institute of Technology (I.I.T) Indore, India)
Publisher:   Institution of Engineering and Technology
ISBN:  

9781839533068


Pages:   406
Publication Date:   07 January 2021
Format:   Hardback
Availability:   In Print   Availability explained
This item will be ordered in for you from one of our suppliers. Upon receipt, we will promptly dispatch it out to you. For in store availability, please contact us.

Our Price $323.44 Quantity:  
Add to Cart

Share |

Secured Hardware Accelerators for DSP and Image Processing Applications


Add your own review!

Overview

Full Product Details

Author:   Anirban Sengupta (Associate Professor, Indian Institute of Technology (I.I.T) Indore, India)
Publisher:   Institution of Engineering and Technology
Imprint:   Institution of Engineering and Technology
Dimensions:   Width: 15.60cm , Height: 2.30cm , Length: 23.40cm
Weight:   0.816kg
ISBN:  

9781839533068


ISBN 10:   1839533064
Pages:   406
Publication Date:   07 January 2021
Audience:   College/higher education ,  Professional and scholarly ,  Tertiary & Higher Education ,  Professional & Vocational
Format:   Hardback
Publisher's Status:   Active
Availability:   In Print   Availability explained
This item will be ordered in for you from one of our suppliers. Upon receipt, we will promptly dispatch it out to you. For in store availability, please contact us.

Table of Contents

Chapter 1: Introduction: secured and optimized hardware accelerators for DSP and image processing applications Chapter 2: Cryptography-driven IP steganography for DSP hardware accelerators Chapter 3: Double line of defence to secure JPEG codec hardware for medical imaging systems Chapter 4: Integrating multi-key-based structural obfuscation and low-level watermarking for double line of defence of DSP hardware accelerators Chapter 5: Multimodal hardware accelerators for image processing filters Chapter 6: Fingerprint biometric for securing hardware accelerators Chapter 7: Key-triggered hash-chaining-based encoded hardware steganography for securing DSP hardware accelerators Chapter 8: Designing a secured N-point DFT hardware accelerator using obfuscation and steganography Chapter 9: Structural transformation-based obfuscation using pseudo-operation mixing for securing data-intensive IP cores

Reviews

Author Information

Anirban Sengupta is an associate professor in computer science and engineering at Indian Institute of Technology (I.I.T) Indore, India, where he directs the research lab on CAD for Consumer Electronics Hardware Device Security & Reliability. He has written over 235 publications. He is a distinguished lecturer and distinguished visitor of multiple IEEE Societies, an elected fellow of the British Computer Society and a fellow of the IET.

Tab Content 6

Author Website:  

Customer Reviews

Recent Reviews

No review item found!

Add your own review!

Countries Available

All regions
Latest Reading Guide

lgn

al

Shopping Cart
Your cart is empty
Shopping cart
Mailing List