|
|
|||
|
||||
OverviewFull Product DetailsAuthor: George W. ZobristPublisher: Intellect Imprint: Intellect Books Volume: Vol 2 Dimensions: Width: 15.40cm , Height: 2.40cm , Length: 23.30cm Weight: 0.618kg ISBN: 9780893915391ISBN 10: 0893915394 Pages: 200 Publication Date: 01 May 1989 Audience: College/higher education , Professional and scholarly , Undergraduate , Postgraduate, Research & Scholarly Format: Hardback Publisher's Status: Active Availability: Out of stock The supplier is temporarily out of stock of this item. It will be ordered for you on backorder and shipped when it becomes available. Table of ContentsFormal techniques for hardware correctness verification - an introduction; formal techniques for hardware correctness verification - current research activities; place-router for ""Sea-of Gates"" design style; mutlilayer routing problem; techniques for minimum-area design of IC power; ground nets; timing delay modelling and simulation of digital CMOS circuits; implementation of device models in electronic circuit simulator programs; fault analysis methods and artificial intelligence; syntheses and optimization of multilevel logic; mapping algorithms onto multidimensional systolic arrays.ReviewsAuthor InformationTab Content 6Author Website:Countries AvailableAll regions |