|
|
|||
|
||||
OverviewSimulation of computer architectures has made rapid progress recently. The primary application areas are hardware/software performance estimation and optimization as well as functional and timing verification. Recent, innovative technologies such as retargetable simulator generation, dynamic binary translation, or sampling simulation have enabled widespread use of processor and system-on-chip (SoC) simulation tools in the semiconductor and embedded system industries. Simultaneously, processor and SoC simulation is still a very active research area, e.g. what amounts to higher simulation speed, flexibility, and accuracy/speed trade-offs. This book presents and discusses the principle technologies and state-of-the-art in high-level hardware architecture simulation, both at the processor and the system-on-chip level. Full Product DetailsAuthor: Rainer Leupers , Olivier TemamPublisher: Springer-Verlag New York Inc. Imprint: Springer-Verlag New York Inc. Edition: 2010 ed. Dimensions: Width: 15.50cm , Height: 1.90cm , Length: 23.50cm Weight: 0.551kg ISBN: 9781489996077ISBN 10: 1489996079 Pages: 345 Publication Date: 19 October 2014 Audience: Professional and scholarly , Professional & Vocational Format: Paperback Publisher's Status: Active Availability: Manufactured on demand We will order this item for you from a manufactured on demand supplier. Table of ContentsReviewsAuthor InformationTab Content 6Author Website:Countries AvailableAll regions |