|
|
|||
|
||||
OverviewThis book constitutes the thoroughly refereed post-proceedings of the First International Workshop on Power-Aware Computer Systems, PACS 2000, held in Cambridge, MA, USA, in November 2000. The 11 revised full papers presented were carefully reviewed, selected, and revised for inclusion in the book. This book addresses power/energy-awareness at all levels of computer systems. The papers are organized in sections on power-aware microarchitectural/circuit techniques, application/compiler optimization, exploiting IPC/memory slack, and power/performance models and tools. Full Product DetailsAuthor: B. Falsafi , T.N. VijaykumarPublisher: Springer-Verlag Berlin and Heidelberg GmbH & Co. KG Imprint: Springer-Verlag Berlin and Heidelberg GmbH & Co. K Edition: 2001 ed. Volume: 2008 Dimensions: Width: 15.50cm , Height: 0.90cm , Length: 23.50cm Weight: 0.540kg ISBN: 9783540423294ISBN 10: 354042329 Pages: 158 Publication Date: 11 July 2001 Audience: Professional and scholarly , Professional & Vocational Format: Paperback Publisher's Status: Active Availability: In Print This item will be ordered in for you from one of our suppliers. Upon receipt, we will promptly dispatch it out to you. For in store availability, please contact us. Table of ContentsPower-Aware Microarchitectural/Circuit Techniques.- System-Level Design Methods for Low-Energy Architectures Containing Variable Voltage Processors.- Ramp Up/Down Functional Unit to Reduce Step Power.- An Adaptive Issue Queue for Reduced Power at High Performance.- Application/Compiler Optimizations.- Dynamic Memory Oriented Transformations in the MPEG4 IM1-Player on a Low Power Platform.- Exploiting Content Variation and Perception in Power-Aware 3D Graphics Rendering.- Compiler-Directed Dynamic Frequency and Voltage Scheduling.- Exploiting IPC/Memory Slack.- Cache-Line Decay: A Mechanism to Reduce Cache Leakage Power.- Dynamically Reconfiguring Processor Resources to Reduce Power Consumption in High-Performance Processors.- Power/Performance Models and Tools.- TEM2P2EST: A Thermal Enabled Multi-model Power/Performance ESTimator.- Power-Performance Modeling and Tradeoff Analysis for a High End Microprocessor.- A Comparison of Two Architectural Power Models.ReviewsAuthor InformationTab Content 6Author Website:Countries AvailableAll regions |