|
|
|||
|
||||
OverviewThis book constitutes the refereed proceedings of the 13th International Workshop on Power and Timing Modeling, Optimization and Simulation, PATMOS 2003, held in Torino, Italy in September 2003.The 43 revised full papers and 18 revised poster papers presented together with three keynote contributions were carefully reviewed and selected from 85 submissions. The papers are organized in topical sections on gate-level modeling and characterization, interconnect modeling and optimization, asynchronous techniques, RTL power modeling and memory optimization, high-level modeling, power-efficient technologies and designs, communication modeling and design, and low-power issues in processors and multimedia. Full Product DetailsAuthor: Jorge Juan Chico , Enrico MaciiPublisher: Springer-Verlag Berlin and Heidelberg GmbH & Co. KG Imprint: Springer-Verlag Berlin and Heidelberg GmbH & Co. K Edition: 2003 ed. Volume: 2799 Dimensions: Width: 15.50cm , Height: 3.30cm , Length: 23.30cm Weight: 2.000kg ISBN: 9783540200741ISBN 10: 3540200746 Pages: 631 Publication Date: 03 September 2003 Audience: General/trade , College/higher education , Professional and scholarly , General , Tertiary & Higher Education Format: Paperback Publisher's Status: Active Availability: In Print This item will be ordered in for you from one of our suppliers. Upon receipt, we will promptly dispatch it out to you. For in store availability, please contact us. Table of ContentsReviewsAuthor InformationTab Content 6Author Website:Countries AvailableAll regions |