Free Delivery Over $100
|
|
|||
|
||||
OverviewThe simplest method of transferring data through the inputs or outputs of a silicon chip is to directly connect each bit of the datapath from one chip to the next chip. Once upon a time this was an acceptable approach. However, one aspect (and perhaps the only aspect) of chip design which has not changed during the career of the authors is Moore’s Law, which has dictated substantial increases in the number of circuits that can be manufactured on a chip. The pin densities of chip packaging technologies have not increased at the same pace as has silicon density, and this has led to a prevalence of High Speed Serdes (HSS) devices as an inherent part of almost any chip design. HSS devices are the dominant form of input/output for many (if not most) high-integration chips, moving serial data between chips at speeds up to 10 Gbps and beyond. Chip designers with a background in digital logic design tend to view HSS devices as simply complex digital input/output cells. This view ignores the complexity associated with serially moving billions of bits of data per second. At these data rates, the assumptions associated with digital signals break down and analog factors demand consideration. The chip designer who oversimplifies the problem does so at his or her own peril. Full Product DetailsAuthor: David Robert Stauffer , Jeanne Trinko Mechler , Michael A. Sorna , Kent DramstadPublisher: Springer-Verlag New York Inc. Imprint: Springer-Verlag New York Inc. Edition: 2009 ed. Dimensions: Width: 15.50cm , Height: 2.60cm , Length: 23.50cm Weight: 0.910kg ISBN: 9780387798332ISBN 10: 0387798331 Pages: 490 Publication Date: 23 October 2008 Audience: Professional and scholarly , Professional & Vocational Format: Hardback Publisher's Status: Active Availability: In Print  This item will be ordered in for you from one of our suppliers. Upon receipt, we will promptly dispatch it out to you. For in store availability, please contact us. Table of ContentsSerdes Concepts.- HSS Features and Functions.- HSS Architecture and Design.- Protocol Logic and Specifications.- Overview of Protocol Standards.- Reference Clocks.- Test and Diagnostics.- Signal Integrity.- Power Analysis.- Chip Integration.ReviewsAuthor InformationTab Content 6Author Website:Countries AvailableAll regions |
||||
