|
|
|||
|
||||
OverviewTo satisfy the higher requirements of digitally converged embedded systems, this book describes heterogeneous multicore technology that uses various kinds of low-power embedded processor cores on a single chip. With this technology, heterogeneous parallelism can be implemented on an SoC, and greater flexibility and superior performance per watt can then be achieved. This book defines the heterogeneous multicore architecture and explains in detail several embedded processor cores including CPU cores and special-purpose processor cores that achieve highly arithmetic-level parallelism. The authors developed three multicore chips (called RP-1, RP-2, and RP-X) according to the defined architecture with the introduced processor cores. The chip implementations, software environments, and applications running on the chips are also explained in the book. Provides readers an overview and practical discussion of heterogeneous multicore technologies from both a hardware and softwarepoint of view; Discusses a new, high-performance and energy efficient approach to designing SoCs for digitally converged, embedded systems; Covers hardware issues such as architecture and chip implementation, as well as software issues such as compilers, operating systems, and application programs; Describes three chips developed according to the defined heterogeneous multicore architecture, including chip implementations, software environments, and working applications. Full Product DetailsAuthor: Kunio Uchiyama , Fumio Arakawa , Hironori Kasahara , Tohru NojiriPublisher: Springer-Verlag New York Inc. Imprint: Springer-Verlag New York Inc. Edition: 2012 ed. Dimensions: Width: 15.50cm , Height: 1.30cm , Length: 23.50cm Weight: 0.454kg ISBN: 9781489987402ISBN 10: 1489987401 Pages: 224 Publication Date: 09 May 2014 Audience: Professional and scholarly , Professional & Vocational Format: Paperback Publisher's Status: Active Availability: Manufactured on demand We will order this item for you from a manufactured on demand supplier. Table of ContentsBackground.- Heterogeneous Multicore Architecture.- Processor Cores.- Chip Implementations.- Software Environments.- Application Programs and Systems.ReviewsAuthor InformationTab Content 6Author Website:Countries AvailableAll regions |