|
|
|||
|
||||
OverviewThis volume provides a complete understanding of the fundamental causes of routing congestion in present-day and next-generation VLSI circuits, offers techniques for estimating and relieving congestion, and provides a critical analysis of the accuracy and effectiveness of these techniques. The book includes metrics and optimization techniques for routing congestion at various stages of the VLSI design flow. The subjects covered include an explanation of why the problem of congestion is important and how it will trend, plus definitions of metrics that are appropriate for measuring congestion, and descriptions of techniques for estimating and optimizing routing congestion issues in cell-/library-based VLSI circuits. Full Product DetailsAuthor: Prashant Saxena , Rupesh S Shelar , Sachin SapatnekarPublisher: Springer Imprint: Springer Volume: 330 Dimensions: Width: 23.40cm , Height: 1.40cm , Length: 15.60cm Weight: 0.372kg ISBN: 9780387510613ISBN 10: 0387510613 Pages: 264 Publication Date: 25 August 2008 Audience: General/trade , General Format: Undefined Publisher's Status: Unknown Availability: Out of stock Table of ContentsReviewsAuthor InformationTab Content 6Author Website:Countries AvailableAll regions |