Free Delivery Over $100
|
|
|||
|
||||
OverviewFull Product DetailsAuthor: Sanjay ChuriwalaPublisher: Springer International Publishing AG Imprint: Springer International Publishing AG Edition: 1st ed. 2017 Dimensions: Width: 15.50cm , Height: 1.60cm , Length: 23.50cm Weight: 5.325kg ISBN: 9783319424378ISBN 10: 3319424378 Pages: 260 Publication Date: 03 November 2016 Audience: Professional and scholarly , Professional & Vocational Format: Hardback Publisher's Status: Active Availability: Manufactured on demand  We will order this item for you from a manufactured on demand supplier. Table of ContentsState of the Art Programmable Logic.- Vivado Design Tools.- IP Flows.- Gigabit Transceivers.- Memory Controllers.- Processor Options.- Vivado IP Integrator.- SysGen for DSP.- Synthesis.- C Based Design.- Simulation.- Clocking.- Stacked Silicon Interconnect.- Timing Closure.- Power Analysis and Optimization.- System Monitor.- Hardware Debug.- Emulation Using FPGAs.- Partial Reconfiguration & Hierarchical Design.ReviewsAuthor InformationSanjay Churiwala is Senior Director of Engineering for Xilinx India Technology Services. He has extensive experience in the field of EDA and semiconductors R&D, as well as customer-interaction. He specializes in Clock Domain Crossings and Synchronization, STA, Power, Synthesis, Simulation, Rule based static checkers, Cell Characterization and Modeling. Tab Content 6Author Website:Countries AvailableAll regions |
||||
