Designing Socs with Configured Cores: Unleashing the Tensilica Xtensa and Diamond Cores. the Morgan Kaufmann Series in Systems on Silicon.

Author:   Steve Leibson
Publisher:   Elsevier Science & Technology
ISBN:  

9786610966851


Pages:   344
Publication Date:   07 November 2006
Format:   Electronic book text
Availability:   Out of stock   Availability explained
The supplier is temporarily out of stock of this item. It will be ordered for you on backorder and shipped when it becomes available.

Our Price $374.62 Quantity:  
Add to Cart

Share |

Designing Socs with Configured Cores: Unleashing the Tensilica Xtensa and Diamond Cores. the Morgan Kaufmann Series in Systems on Silicon.


Add your own review!

Overview

Microprocessor cores used for SOC design are the direct descendents of Intels original 4004 microprocessor. Just as packaged microprocessor ICs vary widely in their attributes, so do microprocessors packaged as IP cores. However, SOC designers still compare and select processor cores the way they previously compared and selected packaged microprocessor ICs. The big problem with this selection method is that it assumes that the laws of the microprocessor universe have remained unchanged for decades. This assumption is no longer valid. Processor cores for SOC designs can be far more plastic than microprocessor ICs for board-level system designs. Shaping these cores for specific applications produces much better processor efficiency and much lower system clock rates. Together, Tensilicas Xtensa and Diamond processor cores constitute a family of software-compatible microprocessors covering an extremely wide performance range from simple control processors, to DSPs, to 3-way superscalar processors. Yet all of these processors use the same software-development tools so that programmers familiar with one processor in the family can easily switch to another. This book emphasizes a processor-centric MPSOC (multiple-processor SOe design style shaped by the realities of the 21st-century and nanometer silicon. It advocates the assignment of tasks to firmware-controlled processors whenever possible to maximize SOC flexibility, cut power dissipation, reduce the size and number of hand-built logic blocks, shrink the associated verification effort, and minimize the overall design risk.

Full Product Details

Author:   Steve Leibson
Publisher:   Elsevier Science & Technology
Imprint:   Elsevier Science & Technology
ISBN:  

9786610966851


ISBN 10:   6610966850
Pages:   344
Publication Date:   07 November 2006
Audience:   General/trade ,  General
Format:   Electronic book text
Publisher's Status:   Active
Availability:   Out of stock   Availability explained
The supplier is temporarily out of stock of this item. It will be ordered for you on backorder and shipped when it becomes available.

Table of Contents

Reviews

Author Information

Tab Content 6

Author Website:  

Customer Reviews

Recent Reviews

No review item found!

Add your own review!

Countries Available

All regions
Latest Reading Guide

lgn

al

Shopping Cart
Your cart is empty
Shopping cart
Mailing List