|
|
|||
|
||||
OverviewDesign of Low-Voltage, Low-Power CMOS Operational Amplifier Cells describes the theory and design of the circuit elements that are required to realize a low-voltage, low-power operational amplifier. These elements include constant-gm rail-to-rail input stages, class-AB rail-to-rail output stages and frequency compensation methods. Several examples of each of these circuit elements are investigated. Furthermore, the book illustrates several silicon realizations, giving their measurement results. The text focuses on compact low-voltage low-power operational amplifiers with good performance. Six simple high-performance class-AB amplifiers are realized using a very compact topology making them particularly suitable for use as VLSI library cells. All of the designs can use a supply voltage as low as 3V. One of the amplifier designs dissipates only 50A W with a unity gain frequency of 1.5 MHz. A second set of amplifiers run on a supply voltage slightly above 1V. The amplifiers combine a low power consumption with a gain of 120 dB. In addition, the design of three fully differential operational amplifiers is addressed. Design of Low-Voltage, Low-Power CMOS Operational Amplifier Cells is intended for professional designers of analog circuits. It is also suitable for use as a text book for an advanced course in CMOS operational amplifier design. Full Product DetailsAuthor: Ron Hogervorst , Johan HuijsingPublisher: Springer-Verlag New York Inc. Imprint: Springer-Verlag New York Inc. Edition: Softcover reprint of hardcover 1st ed. 1996 Volume: 374 Dimensions: Width: 15.50cm , Height: 1.10cm , Length: 23.50cm Weight: 0.454kg ISBN: 9781441951656ISBN 10: 1441951652 Pages: 208 Publication Date: 06 December 2010 Audience: Professional and scholarly , Professional & Vocational Format: Paperback Publisher's Status: Active Availability: Manufactured on demand We will order this item for you from a manufactured on demand supplier. Table of Contents1 Introduction.- 2 Low-Voltage Analog Design Considerations.- 3 Input Stages.- 4 Output Stages.- 5 Overall Topologies.- 6 Realizations.ReviewsAuthor InformationTab Content 6Author Website:Countries AvailableAll regions |