|
|
|||
|
||||
Overview“Design of high voltage xDSL line drivers in standard CMOS” fits in the quest for highly efficient fully integrated xDSL modems for central office applications. The book focusses on the line driver, the most demanding building block of the xDSL modem for lowering power. To reduce the cost, the cheapest technology is selected: standard CMOS, without any extra process options to increase the nominal supply voltage. The emphasis lies on the analysis, design and implementation of high voltage highly efficient line drivers in mainstream CMOS. “Design of high voltage xDSL line drivers in standard CMOS” covers the total design flow of monolithic CMOS high voltage circuits. The book is essential reading for analog design engineers and researchers in the field and is also suitable as a text book for an advanced course on the subject. Full Product DetailsAuthor: Bert Serneels , Michiel SteyaertPublisher: Springer Imprint: Springer Edition: Softcover reprint of hardcover 1st ed. 2008 Dimensions: Width: 15.50cm , Height: 1.00cm , Length: 23.50cm Weight: 0.454kg ISBN: 9789048177288ISBN 10: 9048177286 Pages: 185 Publication Date: 22 November 2010 Audience: Professional and scholarly , Professional and scholarly , Professional & Vocational , Postgraduate, Research & Scholarly Format: Paperback Publisher's Status: Active Availability: Out of print, replaced by POD We will order this item for you from a manufatured on demand supplier. Table of ContentsPreface. List of Abbreviations and Symbols. 1. Introduction. 1.1 Motivation of the Work. 1.2 Organisation of the Book. 2. Digital Subscriber Line. 2.1 DSL in a Nutshell. 2.2 The Channel. 2.3 Modulation Techniques. 2.4 Solutions for xDSL Line Drivers. 2.5 Conclusions. 3. The SOPA xDSL Line Driver. 3.1 The Describing Function Analysis Method. 3.2 Behavior Model of the SOPA. 3.3 High Voltage SOPA Amplifiers. 3.4 Conclusions. 4. High Voltage Design Considerations. 4.1 CMOS Scaling. 4.2 Stacking Devices. 4.3 Conclusions. 5. High Voltage Implementations in Standard CMOS. 5.1 A 7.5 V Output Driver in a 2.5 V 0.25 µm CMOS Technology. 5.2 A 5.5 V Output Driver in a 1.2 V 130 nm CMOS Technology. 5.3 Conclustions. 6. High Voltage Line Driver Realisations. 6.1 A zeroth Order SOPA in 130 nm CMOS. 6.2 A First Order SOPA in 130 nm CMOS. 6.3 Conclusions. 7. Conclusions. 7.1 Main Contributions and Achievements. References. Index.ReviewsAuthor InformationMichiel Steyaert is well established in the international Circuits & Systems community, his expertise lies in Analog Circuits and RF Design Tab Content 6Author Website:Countries AvailableAll regions |