|
|
|||
|
||||
OverviewDesign for Manufacturability and Yield for Nano-Scale CMOS walks the reader through all the aspects of manufacturability and yield in a nano-CMOS process and how to address each aspect at the proper design step starting with the design and layout of standard cells and how to yield-grade libraries for critical area and lithography artifacts through place and route, CMP model based simulation and dummy-fill insertion, mask planning, simulation and manufacturing, and through statistical design and statistical timing closure of the design. It alerts the designer to the pitfalls to watch for and to the good practices that can enhance a design’s manufacturability and yield. This book is a must read book the serious practicing IC designer and an excellent primer for any graduate student intent on having a career in IC design or in EDA tool development. Full Product DetailsAuthor: Charles Chiang , Jamil KawaPublisher: Springer Imprint: Springer Edition: Softcover reprint of hardcover 1st ed. 2007 Dimensions: Width: 15.50cm , Height: 1.50cm , Length: 23.50cm Weight: 0.454kg ISBN: 9789048173037ISBN 10: 9048173035 Pages: 255 Publication Date: 22 November 2010 Audience: Professional and scholarly , Professional and scholarly , Professional & Vocational , Professional & Vocational Format: Paperback Publisher's Status: Active Availability: Out of print, replaced by POD We will order this item for you from a manufatured on demand supplier. Table of ContentsRandom Defects.- Systematic Yield - Lithography.- Systematic Yield - Chemical Mechanical Polishing (CMP).- Variability & Parametric Yield.- Design for Yield.- Yield Prediction.- Conclusions.ReviewsAuthor InformationDr. Charles Chiang is R&D Director of the Advanced Technology Group at Synopsys Inc. in Mountain View, CA, USA Tab Content 6Author Website:Countries AvailableAll regions |