Creating Assertion-Based IP. Series on Integrated Circuits and Systems.

Author:   Harry D Foster ,  Adam C Krolnik
Publisher:   Springer
ISBN:  

9786611133986


Pages:   324
Publication Date:   01 January 2008
Format:   Electronic book text
Availability:   Out of stock   Availability explained
The supplier is temporarily out of stock of this item. It will be ordered for you on backorder and shipped when it becomes available.

Our Price $681.12 Quantity:  
Add to Cart

Share |

Creating Assertion-Based IP. Series on Integrated Circuits and Systems.


Add your own review!

Overview

A project's functional verification testplan is the specification for the verification process. Developing this testplan usually involves the entire engineering team (architects, designers, and verification engineers). In general, the verification testplan defines exactly what functionality will be verified, how it will be verified (the verification strategy and resource allocation), and when the verification process is complete (for example, metrics for measuring progress or completion criteria). Without a verification testplan, it is unlikely that a verification team will achieve first-time verification success in both schedule and quality. Given that today's ASIC design flows often involve aggressive development schedules combined with limited verification resources, it is critical for the verification team to plan an appropriate verification solution that effectively targets each verification challenge.; However, while the process of simulation-based testplanning is well understood in a traditional verification environment, the process of formal-based testplanning is generally not well understood due to the lack of industry formal experience and published formal-based testplanning guidelines. As verification teams consider the option of integrating functional formal verification tools into their flow, the lack of a formal-based testplan often results in ad hoc verification results, with a questionable return on investment. This testplanning is critical in projects with a fixed time and resource budget for all verification activities. This book well presents formal testplanning guidelines with examples focused on creating assertion-based verification IP. Note that there are many books published on assertion languages (such as SystemVerilog assertions and PSL). Yet, none of the discuss the important process of testplanning and using these languages to create verification IP. This will be the first book published on this subject.

Full Product Details

Author:   Harry D Foster ,  Adam C Krolnik
Publisher:   Springer
Imprint:   Springer
ISBN:  

9786611133986


ISBN 10:   6611133984
Pages:   324
Publication Date:   01 January 2008
Audience:   General/trade ,  General
Format:   Electronic book text
Publisher's Status:   Active
Availability:   Out of stock   Availability explained
The supplier is temporarily out of stock of this item. It will be ordered for you on backorder and shipped when it becomes available.

Table of Contents

Reviews

Author Information

Tab Content 6

Author Website:  

Customer Reviews

Recent Reviews

No review item found!

Add your own review!

Countries Available

All regions
Latest Reading Guide

lgn

al

Shopping Cart
Your cart is empty
Shopping cart
Mailing List