Free Delivery Over $100
|
|
|||
|
||||
OverviewFrequency synthesizers are an essential building block of RF communication products. They can be found in traditional consumer products, in personal communication systems, and in optical communication equipment. Since frequency synthesizers are used in many different applications, different performance aspects may need to be considered in each case. The main body of the text describes a conceptual framework for analyzing the performance of PLL frequency synthesizers, and presents optimization procedures for the different performance aspects. The analysis of the PLL properties is performed with the use of the open-loop bandwidth and phase margin concepts, to enable the influence of higher-order poles to be taken into account from the beginning of the design process. The theoretical system analysis is complemented by descriptions of innovative system and building block architectures, by circuit implementations in bipolar and CMOS technologies, and by measurement results. This text contains basic information for the beginner as well as in-depth knowledge for the experienced designer. It is widely illustrated with practical design examples used in industrial products. Full Product DetailsAuthor: Cicero S. VaucherPublisher: Springer-Verlag New York Inc. Imprint: Springer-Verlag New York Inc. Edition: 2002 ed. Volume: 693 Dimensions: Width: 16.00cm , Height: 1.70cm , Length: 24.00cm Weight: 0.631kg ISBN: 9781402071201ISBN 10: 1402071205 Pages: 250 Publication Date: 30 June 2002 Audience: College/higher education , Professional and scholarly , Undergraduate , Postgraduate, Research & Scholarly Format: Hardback Publisher's Status: Active Availability: Out of stock  The supplier is temporarily out of stock of this item. It will be ordered for you on backorder and shipped when it becomes available. Table of ContentsTuning System Specifications.- Single-Loop Architectures.- Wide-Band Tuning System Architectures.- Adaptive PLL Architecture Combining High Spectral Purity and Fast Settling Time.- Architecture and Circuit Design of Programmable Dividers.- Conclusions.ReviewsAuthor InformationTab Content 6Author Website:Countries AvailableAll regions |
||||
